


Spears Intel UMA Block Diagram 2008/01/15

Project code : 91.4W001.001
PCB P/N : 07211
Revision : -2



CPU DC/DC	
ISL6262A 41, 42	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC	
TPS5117 43, 44	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3

SYSTEM DC/DC	
TPS51120 40	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
TPS51100 45	
INPUTS	OUTPUTS
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3


SYSTEM DC/DC	
LDO 45	
INPUTS	OUTPUTS
3D3V_S0 1D8V_S3 1D8V_S4	2D5V_S0 1D5V_S0 1D25V_S0

MAXIM CHARGER	
MAX8731A 39	
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT


<Core Design>

緯創資通 Wistron Corporation			
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
DS2 System Block Diagram			
Size	Document Number	Rev	
A3	Spears-Intel	-2	
Date:	Tuesday, January 15, 2008	Sheet	1 of 50


CPU_CORE
ISL6262A




TI TPS51120
3D3V/5V




1D5V_S0




2D5V_S0




1D25V_S0




Adapter




Charger_MAX8731A




TI TPS51100
0.9V/DDR_VREF_S3



TPS51117_1D8V_S3



TPS51117_1D05V



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3
Date: Tuesday, January 15, 2008
Document Number
DS2-Intel
Rev
-2
Sheet 2 of 50

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVP3	A2_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIE port cofig bit1

A16 swap override strap		
PCT_GNT#3	low = A16 swap override enable	high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable

Integrated VccLAN1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/ MediaCard	AD25	A C	0	0

USB TABLE

USB0	Ext Lift Side
USB1	Ext Lift Side
USB2	Ext Right Side
USB3	Ext Right Side
USB4	WWAN
USB5	Bluetooth
USB6	Camera
USB7	NA
USB8	Express Card
USB9	3rd mini card


PCIE Routing

LANE1	10/100M Bit LOM
LANE2	MiniCard WLAN
LANE3	MiniCard WWAN
LANE4	BT/UWB/Robson
LANE5	Express Card
LANE6	N/A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content		
Title	DS2-Intel	Rev -2
Size A3	Document Number	
Date: Tuesday, January 15, 2008	Sheet 3 of 50	




H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Merom(1/3)-AGTL+/XDP		
Size	Document Number	Rev
A3	DS2-Intel	-2
Date: Tuesday, January 15, 2008		
Sheet 5 of 50		



Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .

Place C635 near
R238 and R239






Length match within
25 mils . The trace
width/space/other is
20/7/25 .




<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Merom(2/3)-AGTL+/PWR			
Size A3	Document Number		Rev
	DS2-Intel		-2
Date:	Tuesday, January 15, 2008	Sheet 6 of	50











U50I 9 OF 10



NB: 71.GM965.A0U

U50J10 OF 10



NB: 71.GM965.A0U

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRESTLINE(6/6)-PWR/GND

Size
A3

Document Number

DS2-Intel

Rev


-2

Date: Tuesday, January 15, 2008


Sheet 13 of 50

9 DDR_A_DQS#[0..7] <<>>
 9 DDR_A_DQ[0..63] <<>>
 9 DDR_A_DM[0..7] <<>>
 9 DDR_A_DQS[0..7] <<>>
 9 DDR_A_MA[0..14] <<>>
 9 DDR_A_BS[0..2] <<>>


Layout Note:
Place near DM1



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



change to 8P4R



Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"

8 PM_EXTTS#0 >>>

8 DDR_CS0_DIMMA#
 8 DDR_CS1_DIMMA#
 8 DDR_CKE0_DIMMA#
 8 DDR_CKE1_DIMMA#
 9 DDR_A_RAS#
 9 DDR_A_CAS#
 9 DDR_A_WE#

4,15,21 ICH_SMBCLK
 4,15,21 ICH_SMBDATA

8 M_ODT0
 8 M_ODT1


DDR_VREF_S3

C184

SCD1U16V2ZY-2GP

C185

SC2D2U16V5ZY-2GP



SB:0707 For EMI request

put near connector

M_CLK_DDR0
 M_CLK_DDR#0
 M_CLK_DDR1
 M_CLK_DDR#1

R37 2 0R0402-PAD
 R39 2 0R0402-PAD

SA1 0428

3D3V_S0

C41

SCD1U16V2ZY-2GP

C46

SC2D2U6D33X3X-GP

DY

VDD

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS


VSS

VSS



VSS

VSS


Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS





Layout Note:
Place these resistors closely DM2, all trace length Max=1.5"




		DM1
DDR_B_MA0	102	A0
DDR_B_MA1	101	A1
DDR_B_MA2	100	A2
DDR_B_MA3	99	A3
DDR_B_MA4	98	A4
DDR_B_MA5	97	A5
DDR_B_MA6	96	A6
DDR_B_MA7	95	A7
DDR_B_MA8	94	A8
DDR_B_MA9	93	A9
DDR_B_MA10	105	A10/AP
DDR_B_MA11	90	A11
DDR_B_MA12	89	A12
DDR_B_MA13	116	A13
DDR_B_MA14	86	A14
	84	A15
DDR_B_BS2	85	A16/BA2
DDR_B_BS0	107	BA0
DDR_B_BS1	106	BA1
DDR_B_D0	5	D00
DDR_B_D1	7	D01
DDR_B_D2	17	D02
DDR_B_D3	19	D03
DDR_B_D4	4	D04
DDR_B_D5	6	D05
DDR_B_D6	14	D06
DDR_B_D7	16	D07
DDR_B_D8	23	D08
DDR_B_D9	25	D09
DDR_B_D10	35	D010
DDR_B_D11	20	D011
DDR_B_D12	22	D012
DDR_B_D13	36	D013
DDR_B_D14	38	D014
DDR_B_D15	43	D015
DDR_B_D16	45	D016
DDR_B_D17	43	D017
DDR_B_D18	55	D018
DDR_B_D19	57	D019
DDR_B_D20	44	D020
DDR_B_D21	46	D021
DDR_B_D22	56	D022
DDR_B_D23	58	D023
DDR_B_D24	61	D024
DDR_B_D25	63	D025
DDR_B_D26	73	D026
DDR_B_D27	75	D027
DDR_B_D28	69	D028
DDR_B_D29	64	D029
DDR_B_D30	74	D030
DDR_B_D31	76	D031
DDR_B_D32	123	D032
DDR_B_D33	125	D033
DDR_B_D34	136	D034
DDR_B_D35	137	D035
DDR_B_D36	124	D036
DDR_B_D37	126	D037
DDR_B_D38	134	D038
DDR_B_D39	136	D039
DDR_B_D40	141	D040
DDR_B_D41	143	D041
DDR_B_D42	151	D042
DDR_B_D43	153	D043
DDR_B_D44	140	D044
DDR_B_D45	142	D045
DDR_B_D46	152	D046
DDR_B_D47	154	D047
DDR_B_D48	157	D048
DDR_B_D49	159	D049
DDR_B_D50	173	D050
DDR_B_D51	175	D051
DDR_B_D52	158	D052
DDR_B_D53	160	D053
DDR_B_D54	174	D054
DDR_B_D55	176	D055
DDR_B_D56	179	D056
DDR_B_D57	181	D057
DDR_B_D58	189	D058
DDR_B_D59	191	D059
DDR_B_D60	180	D060
DDR_B_D61	182	D061
DDR_B_D62	192	D062
DDR_B_D63	194	D063
DDR_B_DQS#0	11C	DQS#0
DDR_B_DQS#1	29C	DQS#1
DDR_B_DQS#2	49C	DQS#2
DDR_B_DQS#3	68C	DQS#3
DDR_B_DQS#4	129C	DQS#4
DDR_B_DQS#5	146C	DQS#5
DDR_B_DQS#6	167C	DQS#6
DDR_B_DQS#7	186C	DQS#7
DDR_B_DQSO	13	DQSO
DDR_B_DQS#1	31	DQS#1
DDR_B_DQS#2	51	DQS#2
DDR_B_DQS#3	70	DQS#3
DDR_B_DQS#4	131	DQS#4
DDR_B_DQS#5	148	DQS#5
DDR_B_DQS#6	169	DQS#6
DDR_B_DQS#7	188	DQS#7
M_ODT2	114	OTD0
M_ODT3	119	OTD1
	2	VREF
		VSS
		GND
	202	MH1

HDMI I/F & CONNECTOR






TV OUT CONN (Optional) Move to Right I/O Board

CRT I/F & CONNECTOR



Hsync & Vsync level shift





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT Connector		
Size A3	Document Number	Rev
	DS2-Intel	-2
Date: Tuesday, January 15, 2008	Sheet 17 of 50	

SC:08/09 Add LCD2 (20.F1093.040) ,please check LCD1 and LCD 2 layout overlap possibility.




SC:08/09 Add EC161(78.10491.4FL) for EMI request .Default is DUMMY

SC:08/13 Add EC167, EC168(78.10034.1FL), R460, R461(63.R0034.1DL) place across LVDS CLK A, Bpair. Default is DY. This is for RF request.

-1:08/29 Change LVDS channel A and channel B EMI solution. this is for antenna team request.







SC:08/13 Add EC169, EC170, EC171, R462, R463, R464 on LVDS channel A each data pairs. This is for RF request .Default is DY.



LCD POWER

Mic Power

CAMERA Power



SC:08/09 Add EC157(78.33034.1FL) for EMI request .Default is DUMMY



SC:08/09 Add EC156(78.33034.1FL) for EMI request .Default is DUMMY

SC:08/09 Add EC155(78.33034.1FL) for EMI request .Default is DUMMY

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LCD/Inverter Connector		
Size Custom	Document Number	Rev -2
Date: Tuesday, January 15, 2008	DS2-Intel	Sheet 18 of 50




SB:71.ICH8M.C0U

A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *








<Core Design>

Title			
Sil 1392 HDMI			
Size A3	Document Number		Rev
	DS2-Intel		-2
Date:	Tuesday, January 15, 2008	Sheet 23 of	50

SATA HD Connector





CD-ROM Connector



-1:09/02 Change HDD power net from "5V-S0" to "ODD_5V_S0" for Sniffer function circuit.

-1:09/02 Change ODD power net from "5V-S0" to "ODD_5V_S0" for Sniffer function circuit.


8,19,23,28,29,30,34 PLT_RST1# >>>



-1:09/02 Add HDD 5V power control circuit for Sniffer function, default is DY

-1:09/02 Add ODD 5V power control circuit for Sniffer function, default is DY

-1:0906 Add C639 for "ODD_5V_EN#".
-1:1114 The C639 change from NO-ASM to 0.1uF/25V for Sniffer issue.



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		HD/CDROM/USB	
Size A3	Document Number	Rev	
		DS2-Intel	
Date: Tuesday, January 15, 2008	Sheet 24	of	50


-2

	R394	R354	R357	R362	R372	R377	C528	C544
88E8039	DY	1.91K	49.9	49.9	49.9	49.9	0.01u	0.01u
88E8040	4.7K	2K	DY	DY	DY	DY	DY	DY





Note: Default is 88E8040





SB:06/13 Change C209, C210 from 27P to 12P




Pull up for AT24C08 another pull low




	R397	Q15	R417	Q17
88E8039	4K7	2SB772PT	4K7	2SB772PT
88E8040	DY	DY	DY	DY



PLACE PNP TO CHIP ACAP
CTRL25 PIN TRACE IS 25MIL



PLACE PNP TO CHIP ACAP
CTRL12 PIN TRACE IS 25MIL




<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN MARVELL		
Size A3	Document Number	Rev
	DS2-Intel	-2
Date: Tuesday, January 15, 2008	Sheet 27	of 50

RJ45 Connector


10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




Green : Link up
Blinking : TX/RX activity





NEWCARD Connector


Place them Near to Chip





Place them Near to Connector



Test circuit
Use Card and No Card



+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
LAN connector/NEW CARD		
Size	Document Number	Rev
A3	DS2-Intel	-2
Date:	Tuesday, January 15, 2008	Sheet 28 of 50

Mini Card Connector 1(802.11a/b/g)

SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)



Main Source:62.10043.431
2nd Source: 20.F0992.052



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
MINI CARD CONN 1		
Size A3	Document Number	Rev
	DS2-Intel	-2
Date: Tuesday, January 15, 2008	Sheet 29 of 50	

Mini Card Connector



Mini Card Connector 2(WWAN)

SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)



Mini Card Connector 3(Robson)





SB:06/22 Change MINI1,2,3 slot from 62.10043.431 to 62.10043.551(only modify properties)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			MINI CARD CONN 2 & 3	
Size A3	Document Number	DS2-Intel		Rev -2
Date: Tuesday, January 15, 2008	Sheet 30	of 50		




Bluetooth Module conn.




<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title MDC/CIR/Bluetooth/Sniffer Conn.		
Size A3	Document Number	Rev
Date: Tuesday, January 15, 2008		Sheet 31 of 50
DS2-Intel		-2






SB:06/27 Change K/B connector from 20.F0694.025 to 20.K0291.027 .




<<<KROW[0..7] 34
 >>>KCOL[0..16] 34

Internal KeyBoard Connector




TouchPad Connector



-1:12/14 Chage R191 from 0 ohm to 0.5A fuse to prevent VCC short to GND.


CAPACITY BUTTON



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
KeyBoard-CONN		
Size A3	Document Number	Rev
	DS2-Intel	-2
Date: Tuesday, January 15, 2008	Sheet 37 of 50	



$$V_{out} = 1V \cdot (R1 + R2) / R2$$

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			DC to DC 3.3V & 5V		
Size A3	Document Number		DS2-Intel		Rev -2
Date:	Tuesday, January 15, 2008		Sheet 40	of 50	

SB:06/17 Remove R205,C348,TP86 power monitor circuit.

Place close to phase 1 choke
5 CPU_PROCHOT#
470K /0402 size
If NTC=330Kohm, R10=8.66K

6 CPU_VID[0..6]

SC:08/13 Change R28 from 63.00000.00L to ZZ.R0603.ZZZ


SC:08/13 Change R27 from 63.00000.00L to ZZ.R0603.ZZZ
When test without cpu,
R483 & R486 change to 0 ohms

Place close to phase 1 choke

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DC-DC VCCCPUCORE 1/2			
Size A3	Document Number	DS2-Intel	Rev -2
Date: Tuesday, January 15, 2008	Sheet 41	of 50	



Iout = 10A
OCP>20A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161
H/S & L/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037
Ton = 200KOhm --> 330KHz

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DCDC 1.05V	
Size	Document Number	Rev		
A3	DS2-Intel	-2		
Date:	Tuesday, January 15, 2008	Sheet	43	of 50

1D5V_SB




SB:06/17 Change R315 from 0402 0 Ohm to 0402 close pad.

40,41,43,44 CPUCORE_ON << R315 0R0402-PAD
21,28,34,43,46 PM_SLP_S3# >>
 $V_o = 0.8 * (1 + (R1/R2))$



SSID = PWR.Plane.Regulator_0.9V

SB:06/17 Change R256, R257 from 0402 0 Ohm to 0402 close pad.




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC/DC 1D8V	
Size	Document Number		Rev	
A3	DS2-Intel		-2	
Date:	Tuesday, January 15, 2008		Sheet	45 of 50


Run Power





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title			PWRPLANE&RESETLOGIC	
Size	Document Number	DS2-Intel		Rev
A3				-2
Date:	Tuesday, January 15, 2008	Sheet	46	of 50














SC:08/11 Add EC162 on 3D3V_S5 for RF team Request.





SC:08/11 Add EC164 on 5V_S5 for RF team Request.



-1:0904 Add EC187(78.10422.2BL) for DCBATOUT decoupling, this is for EMI request.





SB:06/29 Add EC141, EC142, EC143(78.10491.4FL) for EMI request





SB:06/22 Change EC1, EC5 from DUMMY to ASM by EMI request.


SB:06/29 Add EC134, EC135, EC136, EC137(78.10491.4FL) for EMI request



SC:08/15 Add EC177(78.10491.4FL) on 3D3V_S0, this is for EMI request. Default is DY




Place this spring near U40(bottom side)




SC:08/11 Change K7 from 34.39S07.001 to 34.41P18.001. This change is for EMI request
-1:11/15 Remove K7 for no used.

<div> <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.</div> </div>			
Title			
MISC			
Size A3	Document Number	Rev	
	DS2-Intel	-2	
Date: Tuesday, January 15, 2008	Sheet 47	of 50	


ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

